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INTRODUCTION
Over the past few years, multilevel inverters have gained significant research interest in high voltage and high-power applications due to their simple structure, modularity and transformer less circuit [1] [2] [3] [4] . Basically, the function of multilevel inverter is to convert direct current (DC) input into alternating current (AC) output by providing a staircase of AC output waveform with low value of high frequency distortion [5] [6] [7] . Due to the limited supply voltage, the semiconductor power switches are connected to several low DC sources which are then configured into multilevel structures to achieve high power output [7] [8] . With the aid of a digital controller, these power switches perform power conversion by synthesizing the multiple DC voltage sources into a high voltage stepped output waveform. Multilevel inverters are mostly employed in medium-to-high-voltage range in utility and drive applications namely high-power motor drive, power conditioning, renewable energy conversion and power distribution [7, [9] [10] . The advantages of multilevel inverter over two-level inverter are enhanced output voltage quality, low switching losses, high voltage capability, reduced total harmonic distortion and reduced dv dt ⁄ stresses on semiconductor switches which indirectly reduces electromagnetic compatibility (EMC) problems [5] [6] [7] [10] [11] [12] .
Several topological structures of multilevel inverters have been employed by considering some important requirements such as low number of switching device, ability to endure high voltage signals and lower switching frequency for the switching devices [1] . The three major multilevel inverter topologies that have gained much research attention are diode clamped multilevel inverter [4, [13] [14] , flying capacitor multilevel inverter [15] [16] [17] and cascaded H-bridge (CHB) multilevel inverter [3, 5, 8, 11, [18] [19] . Among the three topologies, cascaded H-bridge multilevel inverter is the most preferred because of its simplicity, reliability, modularity, minimum number of required components and the best fault tolerance [5, 19] . The modular structure of the H-bridge inverter enables the inverter to be cascaded and stacked up for high power and voltage application. Additionally, the cascaded H-bridge inverter still can operate at low power levels despite failure generated from other cells [8, 19] . However, the drawback of CHB inverter is it requires separate DC source for each module. Therefore, to further increase the number of stepped voltage output levels in one DC source, researchers E. Noorsal et al.
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had proposed a new H-bridge structure by adding a bidirectional switch to the existing single phase H-bridge cell. The bidirectional switch consists of power switches, diodes and capacitors. The extended new family of multilevel inverter is known as transistor-clamped H-bridge inverter (TCHB) [8, 11, 20] . The advantage of the new TCHB over the conventional CHB is reduction in the number of DC supply and power switches for similar number of stepped output voltage. For example, a single TCHB topology (five power switches) could generate five output levels instead of three output levels when compared with a single conventional CHB topology (four power switches) [3] . Thus, minimum number of cells is required to produce the same output quality which indirectly reduces power consumption of the circuit.
The performance of power electronic converter depends on the switching strategies (modulation techniques), since it determines the efficiency of the inverter by reducing switching losses and minimizing the harmonic contents in output voltage and current. It is important to note that the harmonic contents of the AC stepped output waveform need to be reduced to prevent distortion in the power grid and to obtain maximum energy efficiency. The switching strategy can be divided into two main categories; high-frequency and low-frequency (fundamental frequency) switching strategies. For fundamental switching strategy, the power switches are switched at low fundamental frequency. This technique is desirable to minimize switching losses. Meanwhile, in high frequency switching, the harmonics are pushed into higher frequency range and will be filtered out by a filter circuit.
The biggest challenge associated with the power switching strategy is to reduce or eliminate the lower order harmonic using a simple modulation technique [21] . Numerous modulation techniques have been proposed and published by researchers to provide better performance for different applications. The three most common switching schemes are multilevel sinusoidal pulse width modulation (MSPWM), space vector modulation (SVM) and selective harmonic elimination (SHE). Among the three modulation technique, the SHE technique was found to be feasible for a multilevel inverter circuit since it allows low switching frequency, efficient DC source utilization and direct control over low harmonic orders without any filter circuit [11, [21] [22] [23] . In SHE technique, the switching angles of power switches are pre-calculated and pre-defined to eliminate or reduce low harmonic orders (3rd, 5th, 7th, 9th,
11th, 13th, 17th) that are near to the fundamental frequency. A set of transcendental equation
has to be solved to selectively eliminate specific harmonic orders. The examples of algorithm used to solve the transcendental equations are Newton-Raphson, genetic algorithm (GA), particle swarm optimization (PSO) and evolutionary programming (EP) [11, 23] .
Digital controllers such as microprocessor, digital signal processor (DSP), field programmable gate array (FPGA) and application specific integrated circuit (ASIC) are widely used in modern power converters applications [1-3, 5-6, 8-9, 11-12, 23-27] . Although the microprocessor and DSP have reached maturity and are widely used in power converter applications, the major problems faced by these controllers are limitation in sampling rate, low processing speed for complex computation, require huge revision for software portability/re-usability and limited number of I/O pins for large number of controlling signals [1, 12, 25, [27] [28] . The software-based solutions of microprocessor and DSP execute the given tasks sequentially which consequently limit the processing speed, especially for complex computation algorithm. Additionally, limited number of processing units in the processor prevents concurrent execution of the given tasks [2, 11] . The specific programming codes for microprocessor or DSP are restricted to one particular device. Therefore, any changes to a new digital processor, demand a huge revision in the programming codes which indirectly increases the design phase duration and cost. In contrast, the digital hardware-based FPGA provides effective alternative solutions than its counterparts such as reconfigurable and reprogramming, parallel hardware execution, higher processing speed for complex computation algorithm, effortless software portability/re-usability and large number of I/O pins [1, 12, 25, [28] [29] . The reconfigurable and reprogramming capability of the FPGA shorten the design phase duration and enables rapid prototyping. The usage of hardware description language (HDL), which has generic syntax features, allows the design to be independent from any particular device family. The hardware parallelism nature of the FPGA provides significance improvement on the processing speed for complex computation algorithm compared to the software-based solutions of the microprocessor and DSP [30] . The higher number of I/O pins in the FPGA device is able to satisfy the demand of increasing I/O controlling signals for the multilevel inverter application. Therefore, the implementation of switching controller in FPGA device for multilevel inverter application provides an attractive solution for efficient hardware design and rapid prototyping.
Motivated by the advantages provided by the FPGA chip, a switching controller designed using an Altera's Cyclone IV FPGA is proposed. It is to note that the current research work is an improvement from the previous work [23] , which used microcontroller (PIC16F877A) to implement the switching controller design. Details of design and development of the switching controller using the FPGA chip for multilevel inverter application are presented in this paper.
This paper is organized as follows. Section 2 provides system overview of the multilevel inverter and the internal architecture of the 5-level TCHB inverter. Section 3 explains the design methodology and implementation of the multilevel inverter and the switching controller using FPGA. The flow of the overall design methodology, the offline pre-calculated SHE switching technique, the internal design architecture, the design implementation and test measurement setup of the switching controller are explained in detail in section 3. Then, section 4 discusses the simulation results, the measurement results, the area consumption and the execution speed of the switching controller implemented in FPGA. Additionally, the performance of the execution speed and total harmonic distortion (THD) of the switching controller implemented in the FPGA was compared with the microcontroller (PIC16F877A) from the previous design work [23] .
METHODOLOGY

System Overview of Multilevel Inverter
The overall system overview of a multilevel level inverter as depicted in Fig. 1, mainly consists of a switching controller and 5 level transistor-clamped H-bridge (TCHB) inverter.
The switching controller was designed and implemented using Altera's Cyclone IV FPGA chip on the DE2-115 board. The 5-level TCHB inverter was developed using five solid state insulated-gate bipolar transistor (IGBT) switches. Selective harmonic elimination (SHE) technique was adopted to efficiently control the switching angles at each power switch in the 5
were pre-calculated offline using particle swarm optimization (PSO) in MATLAB software. Table 1 lists the required switching patterns to produce the stepped sine wave output waveform of 50 Hz for the 5-level TCHB multilevel inverter.
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System overview of multilevel inverter elimination (SHE) technique was adopted to efficiently control the switching angles at each power switch in the 5-level TCHB inverter. The switching angles calculated offline using particle swarm optimization (PSO) in MATLAB software. Table 1 lists the required switching patterns to produce the stepped sine wave output waveform of 50 B multilevel inverter.
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elimination (SHE) technique was adopted to efficiently control the level TCHB inverter. The switching angles calculated offline using particle swarm optimization (PSO) in MATLAB software.
) from the PSO algorithm were first converted into The supply voltage of this multilevel inverter was 12 VDC. To turn on the IGBT switches, the ) were first amplified to 10V by gate level TCHB inverter depends on the switching pattern of the IGBT switches to generate a full cycle of AC stepped output waveform. Table 1 lists the required switching patterns to produce the stepped sine wave output waveform of 50 
Design Methodology and Implementation of Switching Controller
This section discusses the design methodology and implementation of the using the FPGA chip. Initially, the overall design flow and the conversion of pre switching angles into switching times are briefly explained and illust design architecture and the design implementation of the digital FPGA chip will be thoroughly explained in detail.
2.3.Design Flow Methodology
The overall design methodology for the implementation inverter application is illustrated in Fig. optimized switching angles for the 5 pre-calculated offline using the SHE technique with
Detailed information on the SHE technique with PSO algorithm can be referred here [22] .
Thereafter, the obtained switching angles were converted into switching times and the step J Fundam Appl Sci. 2017, 9(6S), 684-709 
Design Methodology and Implementation of Switching Controller
This section discusses the design methodology and implementation of the switching controller using the FPGA chip. Initially, the overall design flow and the conversion of pre switching angles into switching times are briefly explained and illustrated. Thereafter, the design architecture and the design implementation of the digital switching controller FPGA chip will be thoroughly explained in detail.
The overall design methodology for the implementation of switching controller ation is illustrated in Fig. 3 . The design process starts with finding the optimized switching angles for the 5-level TCHB inverter. The switching angles were calculated offline using the SHE technique with PSO algorithm in MATLAB software.
Thereafter, the obtained switching angles were converted into switching times and the step Detailed information on the SHE technique with PSO algorithm can be referred here [22] .
Thereafter, the obtained switching angles were converted into switching times and the step Table 2 .
T = (θ/180) x 10ms (1) Table 3 . As can be observed in Table 3 , the step time duration of t 1 is twice of the converted switching time T 1 . As illustrated in Fig. 5 , half of the step time t 1 duration covers the positive cycle and the other half covers the negative cycle. For step time t 2 , the duration is the difference between the converted switching times (T 2 -T 1 ). Similar step time duration of t 2 is repeated for both stepped levels (±1/2V DC ). The step time duration for t 3 is obtained by subtracting the half-period cycle of 50Hz signal (10ms) with twice of the converted switching time (T 2 ).
Similar step time duration of t 3 is repeated for both stepped levels (±V DC ). Lastly, the step time duration of t 4 is similar with t 2 , thus the same formula is applied. The calculated step times are used as reference values by the switching controller to control the switching pattern duration of the IGBT switches.
Switching Controller Design Architecture and Protocol
The switching controller was designed using HDL Verilog and implemented in Altera's Cyclone IV FPGA chip on the DE2-115 board. The internal architecture of the switching controller is depicted in Fig. 6 . The design architecture of the switching controller mainly consists of a clock divider, a counter and a Finite State Machine (FSM). The function of the clock divider is to provide a 1MHz clock frequency to the counter and FSM modules. Table 3 . Once the counted value reaches the referenced step time duration, the FSM will send an internal reset signal ("reset_cnt") to the counter module to reset the counted value to "0". The FSM module provides 5 output signals (Q 1 -Q 5 ), which are connected to the five IGBT switches.
The stepped waveform protocol of FSM module is depicted in Fig. 7 . In this design, only four states (S0-S3) are required to generate a complete cycle of stepped sine wave output waveform. Therefore, only 2 bits are required to generate the four states. As illustrated in After the system is power on reset, the FSM enters state S0 and remains in that state for a step time duration of "T= t 1 (1654 µs)". When the counted value T is above t 1 , the FSM moves to the next state S1 and activates "reset_cnt" signal. The "reset_cnt" will reset the counted value (T) in the Counter module and will repeat the count up process again. The FSM will remain in state S1 until the 16-b counted value T reaches step time duration of t 2 (1101 µs). Then, the FSM moves to state S2. The process of comparing the 16-b counted value T with dedicated step time duration (t 1 -t 4 ) at each state is repeated until state S3 as depicted in Fig. 7 . Thus, a complete switching pattern (Q 1 -Q 5 ) for positive stepped cycle will be generated. For negative stepped cycle, at state S3, the FSM will activate an internal polarity signal before it repeats similar consecutive states again (S0-S3).
This polarity signal is used as a reference signal by each state to produce the respective switching patterns or logic values (Q OUT ) accordingly. The repetition of similar consecutive state movements (S0-S3) in the FSM module resulted in continuous generation of positive and negative switching patterns at the output signals (Q OUT ). Thus, a continuous stepped sinusoidal waveform will be generated at the output of 5-level TCHB inverter. Table 4 tabulates the details of state movements with their respective switching output patterns (Q OUT )
in the FSM module. Different switching patterns are produced for positive and negative cycles. 
Switching Controller Design Implementation and Test Measurement Setup
The digital design flow of the switching controller implemented in Altera FPGA DE2-115 board is illustrated in Fig. 8 . The design specification and functionality of the switching controller was first described in HDL Verilog code in the design entry of Altera Quartus II software. Once the design was completed, it was synthesized into a circuit that consists of logic elements (LEs) provided by the Altera's FPGA chip. Thereafter, a testbench, written in Table 5 .
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plemented in Altera's FPGA chip design was incorrect, the written Verilog [31] until it complied with the design requirements. If 
RESULTS AND DISCUSSION
This section discusses the simulation results, the measured results of control output from the FPGA board, the stepped output waveform from the 5 of the output waveform and the execution speed comparison between FPGA an controller. The zoom view into marked area A is depicted in Fig. 11(b) . In this simulation result, we can observe that each state has certain timing duration which directly controls the output signals (Q 5 -Q 1 ) duration. The simulated step time duration for each state is observed to comply with the pre-calculated step time durations (t 1 -t 4 ) as listed in Table 3 Table 3 . shows slight improvement than the microcontroller (PIC16F877A).
Simulation Results
FPGA Implementation Result
This section discusses the FPGA utilization and the execution speed of the designed switching controller. Table 6 lists the FPGA chip utilization. The total number of logic elements (LEs) and combinational function used in the design was 96, the total number of register was 54 and the total pin was 7. From the obtained results, the overall utilization of the FPGA chip was less than 1% which is equivalent to 96 out of 114,480 LEs. The execution speed from this FPGA is further compared with microcontroller PIC16F877A which was used from previous research work by [22] . The execution speed for a microcontroller depends on the number machine cycles and the oscillator frequency used. The number of machine cycles can be obtained by calculating the total number of instructions or machine codes required in the design. Then, the total number of machine cycles is multiplied with the machine clock period. Therefore, for the previous switching controller design, the high-level of C language code was first converted into machine codes and machine cycles. It is to note that each machine code may require a few machine cycles to complete the task. Table 7 lists the detail information of the microcontroller (PIC16F877A) clock frequency (F OSC ) and the total number of machine cycles required from the previous design. Table 7 . PIC16F877A clock frequency and total number of machine cycles
Item
PIC16F877A Clock Frequency (F OSC ) 4MHz
Total number of machine cycle 238 cycles
The period of a machine cycle is calculated by taking the reciprocal of clock frequency (F osc ) divided by four as indicated in Equation (3).
Period of a machine cycle = 1 ⁄ ((F ) ⁄ 4))
The total execution time can be calculated by multiplying the total number of machine cycles (mch.cycles) with the period of each machine cycle as shown in Equation (4) Execution time = No. of mch. cycles × Period of a mch. cycle (4)
By referring to information of clock frequency (F osc ) in Table 7 and equation (3), the period for a machine cycle (mch.cycle) is 1µs as indicated in Equation (5).
Period of the mch. cycle = 1 ⁄ ((4MHz) ⁄ 4) = 1μs (5)
Hence, the total execution time for the Switching Controller implemented in microcontroller (PIC16F877A) is 238µs as calculated in Equation (6) .
Execution time = 238 cycles x 1μs = 238μs(6)
The execution times of the Switching Controller implemented in FPGA (Altera Cyclone VI) and microcontroller (PIC16F877A) are tabulated in Table 8 . FPGA (Altera Cyclone IV) 0.0586µs
Microcontroller (PIC16F877A) 238µs
CONCLUSION
The design and development of a switching controller using Altera's Cyclone IV FPGA chip for the 5-level TCHB multilevel inverter has been thoroughly expounded. The switching controller was designed to synthesize AC signal from DC source by controlling the switching pattern of the 5-level TCHB inverter. Detailed internal design architecture, switching pattern protocol and design implementation flow have also been illustrated and elucidated. The utilization of logic elements (LEs) in the FPGA chip was found to be less than 1%, in which only 96 out of 114,480 LEs were used by the designed switching controller. In addition the execution speed of the designed switching controller using the FPGA chip was found to be 99.9% faster than the microcontroller (PIC16F877A) [41] [42] . Thus, the switching controller designed in FPGA chip was found to be far more superior to the microcontroller [39] [40] .
Additionally, the FPGA chip provides a promising solution for the multilevel inverter application that requires a complex switching algorithm embedded into the controller and for the application that requires a large number of controlling signals as the number of power [36] [37] [38] switches increases. The shown simulation and measurement results for the control output signals, the stepped sine wave output waveform, the THD reading of 18.6% validate the switching controller design functionality and requirement.
